Stage 2 description for SIP-I based Circuit Switched core network architecture, interfaces, and MGW selection procedures.
View the full specification with interactive table of contents, version history, and AI analysis.