Defines stage 2 for SIP-I based CS core network, covering architecture, interfaces, and MGW selection procedures.
View the full specification with interactive table of contents, version history, and AI analysis.