Specifies stage 2 architecture for separating control and user plane functions in EPC nodes (SGW, PGW, TDF) to enable flexible deployments.
View the full specification with interactive table of contents, version history, and AI analysis.
Read Full Specification →